




2 Design (2) layout



Parameter	Size		Unit
	nMOS	pMOS	
Threshold voltage V_T	1.0	-1.2	V
Mobility (maximum) μ_{eff}	373	149	$\text{cm}^2/\text{V}\cdot\text{s}$
Substrate bias effect γ	1.4	0.41	$\text{V}^{1/2}$
Channel length modulation λ	$L=5\mu\text{m}$	0.056	V^{-1}
	$L=10\mu\text{m}$	0.012	V^{-1}
	ΔL	1.83	μm
	ΔW	2.64	μm
Junction depth of S,D x_j	2.3	2.1	μm
Gate oxide thickness T_{ox}	720	720	$\text{\AA}$

Measured SPICE parameter for SPICE simulation
(p-well dose $8 \times 10^{12} \text{ atoms/cm}^2$)

