
Design and fabrication of CMOS IC using equipment made-in-house


[1] Design



Text book in Japanese "Basics of integrated circuit design" M.Esashi (1986) Baifukan




Graphic display connected to LSI11 (DEC) for LSI design



Layout editor programed by M. Esashi using Fortran



Photo-printer for printing out the layout pattern





Mask negative printed out on a transparent film


(M. Esashi: Prototyping and Education of LSI in University, J. of the IECE, 68, 1 (1985)50-52) (in Japanese)

(M. Esashi, A. Komatsu, M. Asibe, M, Ohtomo: Design/Fabrication System for Custom LSI (1) (Overview of the System), (2) (Design Environment), (3) (NMOS process and Evaluation), S58 Convention of the IECE, 401-3 (1983)) (in Japanese)

(M. Esashi, A. Masuda, T. Matsuo: CAD System for LSI Design, Joint Convention of Electrical Academic Societies in Tohoku Region, 2D21 (1984))(in Japanese)







Leff = LM-2al Weff = WM-2aW

Parameter		Size		11:4
		nM05	PMOS	Unit
Threshold voltage $\overline{V_7}$		1.0	-1.2	V
Mobility (maximum) الم		373	149	Cm27-1,000
Substrate bias effect		1.4	0.41	V ±
Channel length modulation $ eta$	L=5,m	0.056	0.13	マー
	L=10,um	0.012	0.022	7-1
ΔL		1.83	1.7	um
△ W		2.64	2.14	um
Junction depth of S,Dズ;		2.3	2.1	ит
Gate oxide thickness T_{ax}		720	720	Å

Measured SPICE parameter for SPICE simulation

(p-well dose 8 X / 0 12 at lease / on 2)

