

# Massive parallel EB exposure systems

Masayoshi Esashi (Sub-project leader)

Micro System Integration Center ( $\mu$ SIC), Tohoku University



Group members :

N.Koshida (Tokyo Univ. of Agriculture and Technology),

A.Kojima (Crestec Corp.),

N.Ikegami (Tokyo Univ. of Agriculture and Technology))



1. Introduction
2. Parallel EB exposure systems under development in Europe and USA
3. Massive parallel EB exposure systems in this project

Appendix : Research on the parallel EB exposure systems in Tohoku University in the past

# Mask cost crisis in production of advanced LSI

Mask-less lithography is needed for


Short turn around LSI development.

Small volume LSI production

Feature size	Cost per mask set
130nm	0.3-0.4 Million US\$
90nm	1 Million US\$
65nm	2 Million US\$
45nm	4 Million US\$.

$$\text{resolution} = k_1 \frac{\lambda_n}{\sin \theta_n}$$


resolution scaling coefficient  
wavelength  
aperture angle




Progress of semiconductor lithography

(B.J.Lin, MEMS 2010, p.1)

Motivations of Massive Parallel Electron Beam Lithography 2





## Massive parallel EB exposure system using active matrix nanocrystal Si emitter




(collaborators : A Kojima & H. Ohyi (Crestec corp.), Prof. N.Koshida (Tokyo Univ. of Agriculture and Technology))

1. Introduction

2. Parallel EB exposure systems under development in Europe and USA

3. Massive parallel EB exposure systems in this project

Appendix : Research on the parallel EB exposure systems in Tohoku University in the past



10 wafers (300mm) / hour, 110 beams  $\rightarrow$  13000 beams, , Acceleration 5kV (low)  
 Beam diameter 22nm (resolution 30nm), Beam current : 0.3nA

Y direction : electronic deflection in 2 $\mu$ m、X direction : stage scan

**MAPPER** (Multiple Aperture Pixel by Pixel Enhancement of Resolution) (The Netherlands)

6

(<http://www.mapperlithography.com/>, B.J.Kampherbeek, Maskless meeting, San Jose (2005))



Most forms of high throughput charged particle beam lithography (shaped beam, Gaussian beam, cell projection,<sup>1</sup> mask projection<sup>2</sup> as in SCALPEL,<sup>3</sup> or ion projection<sup>4</sup>) are ultimately limited by stochastic Coulomb interactions between individual particles in the beam. There are two exceptions. The first is a 1:1 photomask image projection,<sup>5</sup> a technique developed between 1975 and 1985 mainly in Japan and the U.K. However, this technique has serious mask problems: it is a 1:1 mask and the photo cathode is very sensitive to contamination. The second is multimicrocolumn lithography,<sup>6</sup> developed between 1985 and 1995 at IBM. However, as far as I know, the question of how to control a large number of minicolumns has not yet been answered. In the present proposal some aspects of both the 1:1 image projection and the minicolumn approach will be incorporated.

Conventional EB system

→ Beam spread by coulomb interaction

1:1 projection

→ Mask problems

Multi-column

→ Complexity of control

Areal electron source

→ Dispersion of electron emission

## Problems






(P.Kruit (Mapper),  
J.Vac.Sci. Technol., B  
16 (1998) 3177)

Structured metal–insulator-metal (MIM) or metal–oxide–semiconductor (MOS) cathodes have been proposed for use in lithography. One of the problems is that if the cathode is damaged even at one pixel, it is useless. Also, it is difficult to get homogeneous emission. Using a scheme similar to Fig. 3, it should be possible to make an array of small MIM or MOS cathodes for the MAPPER machine.

# SAFE MICROCOLUMNS

PROBE SIZE  $\leq 10\text{nm}$  ( $>1\text{nA}$ )


- MASKLESS
- SUB-100nm LITH.
- $\geq 1$  COL/CHIP



Microcolumn arrays (1kV) ⑧

(T.H.P.Chang (IBM → Etec, Applied Materials), Microelectronic Eng., 57-58 (2001), p.117)<sup>8</sup>






**Logic array**, Contains 3000 x 3000 array of apertures, each aperture is connected through a 4 bit shift register to it's neighboring aperture to the left. This wafer is flip-chip bonded to deflector plate.

**Deflectors**, Made using LIGA process, thinned to 100 $\mu$ m.



**Spacer**, <110> anisotropically etched, 7 $\mu$ m wide groves

**Beam Stop**, <110> anisotropically etched, 7 $\mu$ m wide groves



$$D = 100\mu\text{m} \times 1\text{mm} / (2 \times 5\mu\text{m}) \cdot (5\text{V} / 5\text{kV}) = 10\mu\text{m}$$

実際は 3000 × 3000




Single electron source  
→ beam uniformity

High voltage (50kV) and  
large reduction ratio (1/200)  
→ high resolution (12.5nm)


Low 1st stage voltage (5kV)  
→ low damage to APS and  
high speed blanking

**PML2 : Projection Mask-Less Lithography**  
(IMS Nanofabrication AG (Austria))





Stepwise exposure of PML2

(C.Brandstatter (IMS), SEMATEC Litho Forum)



Multiple exposure using pattern data shift and wafer motion 13





Time Domain Integration (TDI)





## REBL (Reflected E-Beam Lithography) (KLA-Tencor, USA)

(P.Petric (KLA-Tencor), J.Vac. Sci. Tech. B, 27 (1) (2009) 161)


SEM View of One of 1<sup>st</sup> Experimental DPG Chips with 64 x 248 Pixel Array

6mm




Absorbed power : 100μW

60 nm lines and spaces magnified onto scintillator screen



DPG (Digital Pattern Generator)

$$4\mu\text{m} / 50 = 80\text{nm}, 1.5\mu\text{m} / 50 = 30\text{nm}$$






60nm contact holes in PMMA resist

1. Introduction

2. Parallel EB exposure systems under development in Europe and USA

**3. Massive parallel EB exposure systems in this project**




Appendix : Research on the parallel EB exposure systems in Tohoku University in the past



## Nanocrystal Si emitter



(low control voltage  $\rightarrow$  active matrix )





SEM images of transferred parallel lines pattern using PBE


## Electron energy from Nanocrystal Si electron emitter




## 1:1 Image projection system using nanocrystal Si emitter

(A Kojima, H. Ohyi and N. Koshida, J. Vac. Sci. Technol., B26, 6 (2008) 2064)







Fabrication process of nanocrystal Si emitter




Design of micro column (Crestec, Kojima)


Active matrix nano-crystalline Si electron emitter



Fabrication of precise electrostatic lens




Exposure of the 1st line




Exposure of the 2nd line

Exposure on wafer by one column




Active matrix circuits for the nanocrystal Si emitter





Timing chart





Alignment

Exposure

Layout of EB columns

# Optical orientation alignment






After phase sensitive detection


## Principle of EB alignment


(R.Ward (Philips), J.Vac. Sci. Tec. B, 4 (1986) 89)



Driving voltages to the emitters are varied for focusing depending on the position on the chip








CVAL (Curvilinear Variable Axis Lens) used for focusing in PREVAIL (Projection Exposure with Variable Axis Immersion Lenses) system in IBM

1. Introduction
2. Parallel EB exposure systems under development in Europe and USA
3. Massive parallel EB exposure systems in this project

Appendix : Research on the parallel EB exposure systems in Tohoku University in the past



Carbon nano tube (CNT)

Integrated Circuit for Control

Lead Wire

Glass with Electrical Feedthrough

Resist

Wafer

Electron Field Emitter

Electrostatic Lens etc.


Electron Beam

Monolithic XYZ Stage


Simulation of electron beam focusing using carbon nano tube (CNT) emitter

Massive Parallel Electron Beam Lithography

(P.N.Minh, MEMS'04 (2004), p.430) <sup>32</sup>



(1) Oxidation (1000 Å)



(2) TMAH etching Si



(3) Thermal oxidation (1.5 μm)




(4) Pt/Cr rings for secondary electron detection (lift-off)




(5) SiO2 patterning Fe/Cr or Diamond




(6) Fe/Cr evaporation, lift-off or selective growth Diamond



(7) Two steps ICP-RIE etching of Si and SiO2, Cr etching




(8) CNT growing from apex of the Fe tip and wiring



CNT electron field emitter

Fabrication of electron field emitter array with electrostatic lens

(P.N.Minh, MEMS'04 (2004), p.430)



### Normally CVD condition

Catalyst: Ni or Fe

Back pressure: < 2 mPa

Gas:  $C_2H_2$  3 Pa,  $H_2$  27 Pa


Distance from filament to sample: 5 mm

Filament temp.: 1900 °C


Sample temp: about 600 °C

Hot filament CVD of carbon nano tube  
(H.Miyashita et.al. MEMS'2001)











Effect of hydrogen treatment (Fowler-Nordheim plot) (P.N.Minh, MEMS'04 (2004), p.430)



Stability of carbon nanotube field emitter




3 x 3  
electrostatic lens  
integrated field  
emission array



## Carbon nano tube emitter with gate


(J.Y.Ho, T.Ono & M.Esashi, 33th Intl. Conf. on Micro- and Nano-Engng., Copenhagen (Denmark), (2007/9/23-26))



## Fabrication process of carbon nanotube emitter with gate

(J.Y.Ho, T.Ono & M.Esashi, 33th Intl. Conf. on Micro- and Nano-Engng., Copenhagen (Denmark), (2007/9/23-26))





## Diamond Shottky Emitter Array

(C.H.Tsai, APCOT 2006)



### Diamond emitter fabrication

1. Si wafer




2. SiO<sub>2</sub> wet oxidation



3. SiO<sub>2</sub> film patterning and etching



4. TMAH Si etching



5. Boron doped diamond film growth



6. Cr/Pt thin film deposition and patterning



7. BHF SiO<sub>2</sub> removing (Layer 1)



### Micro Si gate fabrication

8. Si wafer




9. ICP-RIE Si etching (Layer 2)




### Assembly process


10. Anodic bonding, layer 1 and layer 2







11. ICP-RIE Si etching






12. Anodic bonding, layer 1 and layer 3







13. Anodic bonding, layer 3 and layer 4





## Photocathode multi-electron beam lithography





(E. Tomono, H. Miyashita, T. Ono and M. Esashi, APCOT 2010)




Fowler-Nordheim plot with and without laser irradiation

(E. Tomono, H. Miyashita, T. Ono and M. Esashi, APCOT 2010)






Fabrication process




## Principle and fabrication process of electrostatic lens

(E.Tomono, Transducers 2009 (2009) p.853)


Glass etching (Sand Blast)




Si and glass anodic bonding




Al deposition, Photolithography





Deep-RIE, Dicing




Al deposition, Wire bonding





All electrodes are exactly aligned.

The hall of third layers have taper angles.



Fabricated electrostatic lens

(E.Tomono, Transducers 2009 (2009) p.853)